

ES 4 Lab 4, part 2: Getting started with Radiant

1 Getting started

If you're using one of the lab computers, then simply find the "Lattice Radiant" icon in the start menu.


Everything should "just work", but if a licensing dialog pops up, choose "Specify the License Server" and enter `27001@vm-license1.eecs.tufts.edu`.

2 Creating a new project


1. Click "New project", either from the welcome screen or the "File→New" menu. Click "Next".
2. Give the new project a name, and change the location if you'd like.

Word to the wise: Save your work on your Z : drive, which is a network space shared across the EECS systems. On the Linux computers this is your home directory; on the Windows computers it is mounted as Z : . If you save your work here, it will be accessible on all of the EECS machines and even remotely via SSH. If you save your files on the C : drive (such as in "My Documents") they will only be accessible on that specific computer.


Leave the implementation name "impl_1". Click "Next".




3. You don't need to add any source files right away, so leave this empty and click "Next".



4. Select iCE40UP5K and the **SG48** package, and click “Next”.




5. Leave the synthesis tool as Lattice LSE, and click “Next”.




6. Click “Finish” to create the project.

3 Building the design

1. Add a new file: Right-click on “Input files”, and select “Add → New File”.



2. Select “VHDL files” and give the file a name.






3. Click “New”. The file will be opened in the editor.
4. For this tutorial, copy the simple AND gate implementation below:

```
library IEEE;
use IEEE.std_logic_1164.all;

entity tutorial is
  port (
    a : in std_logic;
    b : in std_logic;
    y : out std_logic
  );
end tutorial;

architecture synth of tutorial is
begin
  y <= a and b;
end;
```


5. Click “Synthesize design”, and correct any VHDL errors it reports under the ”Message” tab. After synthesizing successfully, you can look at the schematic to see what logic was created by clicking on “Netlist Analyzer” 
6. Next we need to assign the ports on the entity to physical pins on the FPGA board. To do this, open the “Device Constraint Editor”. 
7. You should see the ports from your VHDL entity listed. Simply type in the pin number that you want to correspond to each port.




- After assigning all of the ports to pins, click “Export Files” to run the rest of the build process (map, place & route, and export).


4 Flashing the FPGA

Once your design is built, you’ll need to “flash” it to the FPGA.


- Plug your UPduino into the computer via the Micro USB port
- In Radiant, click “Programmer”  A new window will pop up:



- Click “Detect Cable”
- If “Device family” shows “Generic JTAG Device”, click it and select “iCE40 UltraPlus”.
- If “Device” shows iCE40UP3K, change it to iCE40UP5K.
- Under “Operation” double-click the item to bring up the configuration dialog.



7. Change “Target memory” to “External SPI Flash”



8. Select your *.bin programming file under ‘Programming file’. This will be in the impl_1 directory, and is usually called PROJECTNAME_impl_1.bin.
9. Configure the following under “SPI Flash Options”
 - (a) Family: SPI Serial Flash (Legacy)
 - (b) Vendor: Numonyx
 - (c) Device: SPI-N25Q032
 - (d) Package: 8-pin VDFPN8
10. Click “OK” to return to the programmer.
11. Click “Program Device” After a few seconds, you should see the message INFO – Operation successful and the design should start running on the FPGA. You may get a Windows firewall warning; this should not affect the operation of the programmer.

That’s it! Take a moment to celebrate your first FPGA design!